Background {#Sec1}
==========

Doped poly-HfO~2~ ferroelectric field-effect transistors (FeFETs) have attracted considerable interest in the non-volatile memory (NVM) applications due to their CMOS process compatibility \[[@CR1]\]. Although the decent electrical performance has been demonstrated in doped HfO~2~-based FeFETs \[[@CR2]\], some fundamental limitations still plague their practical applications, including the high thermal budget of 500 °C annealing required to form orthorhombic crystal phases and the undesired leakage current along the grain boundaries with the scaling down of ferroelectric thickness. Ferroelectricity has been widely observed in a variety of different materials, e.g., Sb~2~S~3~ nanowires \[[@CR3]\], GaFeO~3~ film \[[@CR4]\], LaAlO~3~-SrTiO~3~ film \[[@CR5]\], and amorphous Al~2~O~3~ containing nanocrystals \[[@CR6], [@CR7]\]. Recently, we reported the FeFETs with partially crystallized ZrO~2~ gate insulator functioning as NVM and analog synapse \[[@CR8]\]. Although the ZrO~2~ transistors exhibited decent electrical performance with the thinner thickness compared to the reported doped HfO~2~, the underlying mechanism for the ferroelectricity in ZrO~2~ film remains unclear. It is critical and important to elucidate the origin of the switchable polarization *P* for evaluating the performance limit of ZrO~2~ FeFETs.

In this work, TaN/ZrO~2~/Ge FeFETs with 2.5 nm, 4 nm, and 9 nm-thick insulators are fabricated. The switchable *P* in TaN/ZrO~2~/Ge capacitor is proposed to originate from the migration of voltage-driven oxygen vacancies and negative charges. The impacts of ZrO~2~ thickness and the post-rapid thermal annealing (RTA) on the *P* of TaN/ZrO~2~/Ge and the memory window (MW), endurance, and retention characteristics of FeFETs are investigated.

Methods {#Sec2}
=======

FeFETs with ZrO~2~ gate insulator were fabricated on 4-in. n-Ge(001) substrate using a similar process in \[[@CR8], [@CR9]\]. After the pre-gate cleaning in the diluted HF (1:50) solution, Ge wafers were loaded into an atomic layer deposition (ALD) chamber. ZrO~2~ films with thicknesses of 2.5 nm, 4 nm, and 9 nm were deposited at 250 °C using TDMAZr and H~2~O as precursors of Zr and O, respectively. A 100-nm-thick TaN gate electrode was deposited by reactive sputtering. After the gate electrode formation, the source/drain (S/D) regions were implanted by BF~2~^+^ at a dose of 1 × 10^15^ cm^−2^ and an energy of 20 keV. A total of 15 nm nickel (Ni) S/D contacts were formed by a lift-off process. Finally, the RTA at 350, 450, and 500 °C for 30 s was carried out.

Figure [1](#Fig1){ref-type="fig"} a shows the schematic of the fabricated transistor. Figure [1](#Fig1){ref-type="fig"}b--d shows the transmission electron microscope (TEM) images of the TaN/ZrO~2~/Ge samples with 2.5, 4, and 9 nm-thick ZrO~2~, respectively. All the samples underwent an RTA at 500 °C for 30 s. The 2.5 nm ZrO~2~ sample remains an insulator film after the annealing. For the 4 nm sample, although some nanocrystals are observed, ZrO~2~ maintains to be an amorphous layer. While full crystallization occurs for the 9 nm ZrO~2~ film. Notably, an interfacial layer (IL) of GeO~*x*~ exists between the ZrO~2~ and Ge channel region, although it is too thin to be observed in the TEM images. Fig. 1**a** Schematic of the fabricated TaN/ZrO~2~/Ge FeFET. **b**, **c**, and **d** HRTEM images of the TaN/ZrO~2~/Ge stacks with different ZrO~2~ thicknesses. The samples underwent an RTA at 500 °C for 30 s

Results and Discussion {#Sec3}
======================

Figure [2](#Fig2){ref-type="fig"} shows the *P* vs. voltage (*V*) curves for the TaN/ZrO~2~/Ge capacitors with different ZrO~2~ thicknesses and different annealing temperatures. The solid lines with different colors represent the minor loops with various sweeping voltage range (*V*~range~). The measurement frequency is 1 kHz. The 2.5 nm and 4 nm ZrO~2~ devices can exhibit stable ferroelectricity after an RTA at 350 °C. Figure [3](#Fig3){ref-type="fig"} plots the remnant *P* (*P*~r~) as a function of the sweeping *V* range curves for the capacitors annealed at various temperatures. Fig. 2Measured *P* vs. *V* characteristics of the TaN/ZrO~2~/Ge capacitors with different ZrO~2~ thicknesses and various annealing temperaturesFig. 3Comparison of *P*~max~ as a function of *V*~range~ for the TaN/ZrO~2~/Ge capacitors with different ZrO~2~ thicknesses and various annealing temperatures

Figure [3](#Fig3){ref-type="fig"} shows the comparison of *P*~max~ as a function of *V*~range~ for the TaN/ZrO~2~/Ge capacitors with the different ZrO~2~ thicknesses and the various RTA temperatures. For the 4 nm ZrO~2~ devices, as the annealing temperature increases from 350 to 450 °C, a larger *V*~range~ is required to obtain a fixed *P*~max~. This is attributed to the fact that the higher annealing temperature produces the thicker interfacial layers (ILs) between at Ge/ZrO~2~ and ZrO~2~/TaN interfaces, leading to a larger unified capacitance equivalent thickness (CET). For the 2.5 nm ZrO~2~ capacitors, the sample with 500 °C annealing has a lower *V*~range~ than does the 350 °C annealing sample with the same *P*~max~. Although the ILs get thicker with the increased RTA temperature, some ZrO~2~ was consumed by the oxygen scavenging and interdiffusion at the interface. For the very thin ZrO~2~ device, the latter is dominant. Compared to the 2.5 nm ZrO~2~ capacitor, a much larger *V*~range~ is required to achieve a similar *P*~max~. However, the 9 nm ZrO~2~ capacitor does not exhibit the higher *V*~range~ in comparison with the 4 nm device. This is due to the crystal ZrO~2~ that has a much higher *κ* value than does the amorphous film, which significantly reduces the CET of the 9 nm device.
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                \begin{document}$$ {P}_{\mathrm{r}}^{-} $$\end{document}$, respectively, for the 4 nm-thick ZrO~2~ capacitors with RTA at different temperatures over 10^6^ sweeping cycles measured at 1 kHz. Devices annealed at 350 °C and 450 °C exhibit the obvious wake-up effect. No wake up or imprint is observed for the 4 nm ZrO~2~ ferroelectric capacitor underwent annealing at 500 °C. Figure [4](#Fig4){ref-type="fig"}b compares the *P*~r~ as a function of sweeping cycles for the devices with the different ZrO~2~ thicknesses. The 4 nm ZrO~2~ ferroelectric capacitor achieves improved stability of *P*~r~ endurance compared to the 2.5 nm and 9 nm devices during the 10^6^ endurance test. Fig. 4**a***P*~r~ vs. the number of ms-pulse sweeping cycles for 4 nm ZrO~2~ capacitors with different RTA temperatures. **b***P*~r~ vs. number of ms-pulse sweeping cycles for the ZrO~2~ capacitors after annealing at 500 °C

The switching *P* is observed in amorphous ZrO~2~ capacitance, and it is inferred that the mechanism must be different from that of the reported doped poly-HfO~2~ ferroelectric films. We propose that the underlying mechanism for ferroelectric behavior is related to the oxygen vacancy dipoles. It is well known that, as TaN metal deposited, the Ta oxygen scavenger layers will increase the oxygen vacancy concentration inside ZrO~2~ \[[@CR10]\]. Oxygen vacancies also appear at the ZrO~2~/Ge interface. Figure [5](#Fig5){ref-type="fig"} shows the schematics of the switchable *P* in TaN/ZrO~2~/Ge originating from the migration of oxygen vacancies and negative charges to form the positive and negative dipoles. It is speculated that the negative charges in ZrO~2~ are related to the Zr vacancy \[[@CR11]\], which is similar to those in Al~2~O~3~ film \[[@CR12]\]. The migration of the voltage-driven oxygen vacancies has been widely demonstrated in resistive random-access memory devices \[[@CR13], [@CR14]\]. Notably, this is the first demonstration of three-terminal non-volatile transistors dominated by the voltage-driven oxygen vacancies. Fig. 5Schematics of the mechanism for switchable *P* in ZrO~2~ capacitors, which is attributed to the migration of voltage-driven oxygen vacancies and negative charges to form dipoles

The *P-V* hysteresis enables the ZrO~2~ FeFETs to obtain a large and stable MW for the embedded NVM (eNVM) applications. Figure [6](#Fig6){ref-type="fig"} shows the measured *I*~DS~-*V*~GS~ curves of 2.5, 4, and 9 nm ZrO~2~ FeFETs for the two polarization states with 1 μs program/erase (P/E) conditions. The transistors were annealed at 500 °C. Program (erase) operation is achieved by applying positive (negative) voltage pulses to the gate of the ZrO~2~ FeFETs, to raise (lower) its threshold voltage (*V*~TH~). *V*~TH~ is defined as *V*~GS~ at 100 nA·W/L, and MW is defined as the maximum change in *V*~TH~. All the FeFETs with various ZrO~2~ thicknesses have the MW above 1 V with 1 μs P/E pulses. To achieve a similar MW, a higher erase voltage is needed for the 9 nm ZrO~2~ FeFET compared to the other two transistors. It is seen that a larger magnitude erase *V*~GS~ is required to obtain the roughly equal shift of *I-V* relative to the initial curve compared to the program *V*~GS~. It is speculated that the oxygen vacancies contributing to the *P* mainly come from the reaction between TaN and ZrO~2~, like the initial state of the device in Fig. [5](#Fig5){ref-type="fig"}a. As a positive *V*~GS~ (program) is applied, the oxygen vacancies diffuse and accumulate in the layer near the ZrO~2~/Ge interface (Fig. [5](#Fig5){ref-type="fig"}b), where the distribution of the oxygen vacancy dipoles is quite different from the initial state. So it is easy to shift the *I-V* curve to a higher \|*V*~TH~\| with a positive *V*~GS~. However, as a negative *V*~GS~ (erase) is applied, the back diffusion of oxygen vacancies brings the gate stack back to its original state (Fig. [5](#Fig5){ref-type="fig"}c). So the magnitude of the negative erase *V*~GS~ has to be increased to achieve the equivalent shift of *I-V* to the positive program *V*~GS~. Fig. 6Measured *I*~DS~-*V*~GS~ curves of the 2.5, 4, and 9 nm-thick ZrO~2~ FeFETs for the initial and two polarization states with 1 μs P/E pulses

As the P/E pulse width is reduced to 100 ns, the ZrO~2~ FeFETs still demonstrate the decent MW, as shown in Fig. [7](#Fig7){ref-type="fig"}a. Especially, the transistor with 2.5 nm ZrO~2~ annealed at 350 °C achieves an MW of 0.28 V. Figure [7](#Fig7){ref-type="fig"}b plots MW vs. cycle number for the FeFETs with various ZrO~2~ thicknesses with 100 ns P/E pulse condition. The 4 nm ZrO~2~ device achieves a significantly improved endurance performance compared to the 2.5 nm and 9 nm ZrO~2~ FeFETs, which exhibit the obvious wake-up effect and fatigue within 10^3^ cycles. Fig. 7**a***I*~DS~-*V*~GS~ curves of the 2.5, 4, and 9 nm-thick ZrO~2~ FeFETs for the two polarization states with 100 ns P/E pulses. The devices underwent an RTA at 500 °C. **b** FeFET with 4 nm ZrO~2~ has an improved endurance compared to the 2.5 and 9 nm ZrO~2~ transistors

Finally, the retention testing of the ZrO~2~ FeFETs is characterized and shown in Figs. [8](#Fig8){ref-type="fig"} and [9](#Fig9){ref-type="fig"}. Figure [8](#Fig8){ref-type="fig"} a shows the evolution of *I*~DS~-*V*~GS~ curves for the two polarization states of the 4 nm ZrO~2~ FeFETs underwent RTA at 350, 450, and 500 °C. The charge trapping leads to the reduction of the devices with the time. As shown in Fig. [8](#Fig8){ref-type="fig"}b, the retention performance of the devices can be improved with the increase of the RTA temperature. An MW of \~ 0.46 V is extrapolated to be maintained over 10 years. Figure [9](#Fig9){ref-type="fig"} compares the retention characteristics of the FeFETs with different ZrO~2~ thicknesses. The 4 nm ZrO~2~ device has an improved retention performance compared to the transistors with 2.5 and 9 nm-thick ZrO~2~. Fig. 8**a** The evolution of *I*~DS~-*V*~GS~ curves for the two polarization states of the 4 nm ZrO~2~ FeFETs with different RTA temperatures. **b** The 4 nm ZrO~2~ device annealed at 500 °C has a much better retention performance compared to the transistors with RTA at the lower temperaturesFig. 9**a** The evolution of *I*~DS~-*V*~GS~ curves for the two polarization states for the 2.5, 4, and 9 nm-thick ZrO~2~ FeFETs underwent a RTA at 500 °C. **b** The 4 nm ZrO~2~ device has an improved retention performance compared to the transistors with 2.5 and 9 nm-thick ZrO~2~

Conclusions {#Sec4}
===========

In summary, amorphous ZrO~2~ ferroelectric capacitors are experimentally demonstrated, and the ferroelectricity is speculated to be due to the migration of the voltage-driven dipoles formed by the oxygen vacancies and negative charges. FeFETs with 2.5 nm, 4 nm, and 9 nm ZrO~2~ have the MW above 1 V with 1 μs P/E pulses. The improved fatigue and retention characteristics are obtained in the 4 nm-thick ZrO~2~ FeFET in comparison with the devices with 2.5 nm and 9 nm ZrO~2~. The retention test indicates that the 4 nm ZrO~2~ transistor keeps an extrapolated 10-year MW of \~ 0.46 V.
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